OXIESEC PANEL

Name	Size	Modified	Perms
📁 ..	-	02/08/2025 12:05:41 AM	rwxr-xr-x
📄 adxintrin.h	2.8 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 ammintrin.h	3.14 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx2intrin.h	57.26 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx5124fmapsintrin.h	6.38 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx5124vnniwintrin.h	4.16 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512bitalgintrin.h	8.64 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512bwintrin.h	99.13 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512cdintrin.h	5.69 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512dqintrin.h	83.37 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512erintrin.h	12.66 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512fintrin.h	475.38 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512ifmaintrin.h	3.35 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512ifmavlintrin.h	5.26 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512pfintrin.h	10.05 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vbmi2intrin.h	19.35 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vbmi2vlintrin.h	36.25 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vbmiintrin.h	4.81 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vbmivlintrin.h	8.17 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vlbwintrin.h	140.48 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vldqintrin.h	59.88 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vlintrin.h	414.04 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vnniintrin.h	4.85 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vnnivlintrin.h	8.05 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vpopcntdqintrin.h	3.04 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avx512vpopcntdqvlintrin.h	4.56 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 avxintrin.h	49.43 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 bmi2intrin.h	3.31 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 bmiintrin.h	5.5 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 bmmintrin.h	1.13 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 cet.h	2.6 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 cetintrin.h	3.25 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 clflushoptintrin.h	1.62 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 clwbintrin.h	1.55 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 clzerointrin.h	1.46 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 cpuid.h	8.72 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 cross-stdarg.h	2.5 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 emmintrin.h	49.84 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 f16cintrin.h	3.33 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 float.h	16.52 KB	05/22/2024 04:46:16 PM	rw-r--r--
📄 fma4intrin.h	8.92 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 fmaintrin.h	10.29 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 fxsrintrin.h	2.06 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 gcov.h	1.36 KB	05/22/2024 04:54:49 PM	rw-r--r--
📄 gfniintrin.h	14.7 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 ia32intrin.h	7.69 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 immintrin.h	5.33 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 iso646.h	1.24 KB	05/22/2024 04:46:16 PM	rw-r--r--
📄 limits.h	5.95 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 lwpintrin.h	3.32 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 lzcntintrin.h	2.34 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 mm3dnow.h	6.91 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 mm_malloc.h	1.74 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 mmintrin.h	30.62 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 movdirintrin.h	2.29 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 mwaitxintrin.h	1.71 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 nmmintrin.h	1.26 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 omp.h	5.85 KB	05/22/2024 04:55:10 PM	rw-r--r--
📄 openacc.h	4.53 KB	05/22/2024 04:55:10 PM	rw-r--r--
📄 pconfigintrin.h	2.29 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 pkuintrin.h	1.7 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 pmmintrin.h	4.27 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 popcntintrin.h	1.71 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 prfchwintrin.h	1.41 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 rdseedintrin.h	1.97 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 rtmintrin.h	2.67 KB	05/22/2024 04:46:17 PM	rw-r--r--
📁 sanitizer	-	02/08/2025 12:05:41 AM	rwxr-xr-x
📄 sgxintrin.h	6.92 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 shaintrin.h	3.13 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 smmintrin.h	27.74 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 stdalign.h	1.18 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 stdarg.h	3.98 KB	05/22/2024 04:46:16 PM	rw-r--r--
📄 stdatomic.h	9.1 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 stdbool.h	1.49 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 stddef.h	13.81 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 stdfix.h	5.86 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 stdint-gcc.h	9.24 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 stdint.h	328 bytes	05/22/2024 04:46:17 PM	rw-r--r--
📄 stdnoreturn.h	1.11 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 syslimits.h	330 bytes	05/22/2024 04:21:12 PM	rw-r--r--
📄 tbmintrin.h	5.12 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 tmmintrin.h	8.15 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 unwind.h	10.65 KB	05/22/2024 04:54:49 PM	rw-r--r--
📄 vaesintrin.h	4.55 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 varargs.h	139 bytes	05/22/2024 04:46:17 PM	rw-r--r--
📄 vpclmulqdqintrin.h	3.4 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 wbnoinvdintrin.h	1.58 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 wmmintrin.h	4.55 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 x86intrin.h	2.06 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 xmmintrin.h	41.22 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 xopintrin.h	27.9 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 xsavecintrin.h	1.78 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 xsaveintrin.h	2.46 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 xsaveoptintrin.h	1.86 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 xsavesintrin.h	2.11 KB	05/22/2024 04:46:17 PM	rw-r--r--
📄 xtestintrin.h	1.65 KB	05/22/2024 04:46:17 PM	rw-r--r--

Editing: gfniintrin.h

This file is part of GCC.

GCC is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

GCC is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

Under Section 7 of GPL version 3, you are granted additional
   permissions described in the GCC Runtime Library Exception, version
   3.1, as published by the Free Software Foundation.

You should have received a copy of the GNU General Public License and
   a copy of the GCC Runtime Library Exception along with this program;
   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
   <http://www.gnu.org/licenses/>.  */

#ifndef _IMMINTRIN_H_INCLUDED
#error "Never use <gfniintrin.h> directly; include <immintrin.h> instead."
#endif

#ifndef _GFNIINTRIN_H_INCLUDED
#define _GFNIINTRIN_H_INCLUDED

#if !defined(__GFNI__) || !defined(__SSE2__)
#pragma GCC push_options
#pragma GCC target("gfni,sse2")
#define __DISABLE_GFNI__
#endif /* __GFNI__ */

extern __inline __m128i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_gf2p8mul_epi8 (__m128i __A, __m128i __B)
{
  return (__m128i) __builtin_ia32_vgf2p8mulb_v16qi((__v16qi) __A,
						   (__v16qi) __B);
}

#ifdef __OPTIMIZE__
extern __inline __m128i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_gf2p8affineinv_epi64_epi8 (__m128i __A, __m128i __B, const int __C)
{
  return (__m128i) __builtin_ia32_vgf2p8affineinvqb_v16qi ((__v16qi) __A,
							   (__v16qi) __B,
							    __C);
}

extern __inline __m128i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_gf2p8affine_epi64_epi8 (__m128i __A, __m128i __B, const int __C)
{
  return (__m128i) __builtin_ia32_vgf2p8affineqb_v16qi ((__v16qi) __A,
							(__v16qi) __B, __C);
}
#else
#define _mm_gf2p8affineinv_epi64_epi8(A, B, C)				   \
  ((__m128i) __builtin_ia32_vgf2p8affineinvqb_v16qi((__v16qi)(__m128i)(A), \
					   (__v16qi)(__m128i)(B), (int)(C)))
#define _mm_gf2p8affine_epi64_epi8(A, B, C)				   \
  ((__m128i) __builtin_ia32_vgf2p8affineqb_v16qi ((__v16qi)(__m128i)(A),   \
					   (__v16qi)(__m128i)(B), (int)(C)))
#endif

#ifdef __DISABLE_GFNI__
#undef __DISABLE_GFNI__
#pragma GCC pop_options
#endif /* __DISABLE_GFNI__ */

#if !defined(__GFNI__) || !defined(__AVX__)
#pragma GCC push_options
#pragma GCC target("gfni,avx")
#define __DISABLE_GFNIAVX__
#endif /* __GFNIAVX__ */

extern __inline __m256i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm256_gf2p8mul_epi8 (__m256i __A, __m256i __B)
{
  return (__m256i) __builtin_ia32_vgf2p8mulb_v32qi ((__v32qi) __A,
						    (__v32qi) __B);
}

#ifdef __OPTIMIZE__
extern __inline __m256i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm256_gf2p8affineinv_epi64_epi8 (__m256i __A, __m256i __B, const int __C)
{
  return (__m256i) __builtin_ia32_vgf2p8affineinvqb_v32qi ((__v32qi) __A,
							   (__v32qi) __B,
							    __C);
}

extern __inline __m256i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm256_gf2p8affine_epi64_epi8 (__m256i __A, __m256i __B, const int __C)
{
  return (__m256i) __builtin_ia32_vgf2p8affineqb_v32qi ((__v32qi) __A,
							(__v32qi) __B, __C);
}
#else
#define _mm256_gf2p8affineinv_epi64_epi8(A, B, C)			   \
  ((__m256i) __builtin_ia32_vgf2p8affineinvqb_v32qi((__v32qi)(__m256i)(A), \
						    (__v32qi)(__m256i)(B), \
						    (int)(C)))
#define _mm256_gf2p8affine_epi64_epi8(A, B, C)				   \
  ((__m256i) __builtin_ia32_vgf2p8affineqb_v32qi ((__v32qi)(__m256i)(A),   \
					(   __v32qi)(__m256i)(B), (int)(C)))
#endif

#ifdef __DISABLE_GFNIAVX__
#undef __DISABLE_GFNIAVX__
#pragma GCC pop_options
#endif /* __GFNIAVX__ */

#if !defined(__GFNI__) || !defined(__AVX512VL__)
#pragma GCC push_options
#pragma GCC target("gfni,avx512vl")
#define __DISABLE_GFNIAVX512VL__
#endif /* __GFNIAVX512VL__ */

extern __inline __m128i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_mask_gf2p8mul_epi8 (__m128i __A, __mmask16 __B, __m128i __C, __m128i __D)
{
  return (__m128i) __builtin_ia32_vgf2p8mulb_v16qi_mask ((__v16qi) __C,
							 (__v16qi) __D,
							 (__v16qi)__A, __B);
}

extern __inline __m128i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_maskz_gf2p8mul_epi8 (__mmask16 __A, __m128i __B, __m128i __C)
{
  return (__m128i) __builtin_ia32_vgf2p8mulb_v16qi_mask ((__v16qi) __B,
			(__v16qi) __C, (__v16qi) _mm_setzero_si128 (), __A);
}

#ifdef __OPTIMIZE__
extern __inline __m128i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_mask_gf2p8affineinv_epi64_epi8 (__m128i __A, __mmask16 __B, __m128i __C,
				    __m128i __D, const int __E)
{
  return (__m128i) __builtin_ia32_vgf2p8affineinvqb_v16qi_mask ((__v16qi) __C,
								(__v16qi) __D,
								 __E,
								(__v16qi)__A,
								 __B);
}

extern __inline __m128i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_maskz_gf2p8affineinv_epi64_epi8 (__mmask16 __A, __m128i __B, __m128i __C,
				     const int __D)
{
  return (__m128i) __builtin_ia32_vgf2p8affineinvqb_v16qi_mask ((__v16qi) __B,
						(__v16qi) __C, __D,
						(__v16qi) _mm_setzero_si128 (),
						 __A);
}

extern __inline __m128i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_mask_gf2p8affine_epi64_epi8 (__m128i __A, __mmask16 __B, __m128i __C,
				 __m128i __D, const int __E)
{
  return (__m128i) __builtin_ia32_vgf2p8affineqb_v16qi_mask ((__v16qi) __C,
					(__v16qi) __D, __E, (__v16qi)__A, __B);
}

extern __inline __m128i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_maskz_gf2p8affine_epi64_epi8 (__mmask16 __A, __m128i __B, __m128i __C,
				  const int __D)
{
  return (__m128i) __builtin_ia32_vgf2p8affineqb_v16qi_mask ((__v16qi) __B,
		     (__v16qi) __C, __D, (__v16qi) _mm_setzero_si128 (), __A);
}
#else
#define _mm_mask_gf2p8affineinv_epi64_epi8(A, B, C, D, E) 		   \
  ((__m128i) __builtin_ia32_vgf2p8affineinvqb_v16qi_mask(		   \
			(__v16qi)(__m128i)(C), (__v16qi)(__m128i)(D),      \
			(int)(E), (__v16qi)(__m128i)(A), (__mmask16)(B)))
#define _mm_maskz_gf2p8affineinv_epi64_epi8(A, B, C, D) \
  ((__m128i) __builtin_ia32_vgf2p8affineinvqb_v16qi_mask(		   \
			(__v16qi)(__m128i)(B), (__v16qi)(__m128i)(C),	   \
			(int)(D), (__v16qi)(__m128i) _mm_setzero_si128 (), \
			(__mmask16)(A)))
#define _mm_mask_gf2p8affine_epi64_epi8(A, B, C, D, E) \
  ((__m128i) __builtin_ia32_vgf2p8affineqb_v16qi_mask((__v16qi)(__m128i)(C),\
      (__v16qi)(__m128i)(D), (int)(E), (__v16qi)(__m128i)(A), (__mmask16)(B)))
#define _mm_maskz_gf2p8affine_epi64_epi8(A, B, C, D)			    \
  ((__m128i) __builtin_ia32_vgf2p8affineqb_v16qi_mask((__v16qi)(__m128i)(B),\
		(__v16qi)(__m128i)(C), (int)(D),			    \
		(__v16qi)(__m128i) _mm_setzero_si128 (), (__mmask16)(A)))
#endif

#ifdef __DISABLE_GFNIAVX512VL__
#undef __DISABLE_GFNIAVX512VL__
#pragma GCC pop_options
#endif /* __GFNIAVX512VL__ */

#if !defined(__GFNI__) || !defined(__AVX512VL__) || !defined(__AVX512BW__)
#pragma GCC push_options
#pragma GCC target("gfni,avx512vl,avx512bw")
#define __DISABLE_GFNIAVX512VLBW__
#endif /* __GFNIAVX512VLBW__ */

extern __inline __m256i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm256_mask_gf2p8mul_epi8 (__m256i __A, __mmask32 __B, __m256i __C,
			   __m256i __D)
{
  return (__m256i) __builtin_ia32_vgf2p8mulb_v32qi_mask ((__v32qi) __C,
							 (__v32qi) __D,
							 (__v32qi)__A, __B);
}

extern __inline __m256i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm256_maskz_gf2p8mul_epi8 (__mmask32 __A, __m256i __B, __m256i __C)
{
  return (__m256i) __builtin_ia32_vgf2p8mulb_v32qi_mask ((__v32qi) __B,
			(__v32qi) __C, (__v32qi) _mm256_setzero_si256 (), __A);
}

#ifdef __OPTIMIZE__
extern __inline __m256i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm256_mask_gf2p8affineinv_epi64_epi8 (__m256i __A, __mmask32 __B,
				       __m256i __C, __m256i __D, const int __E)
{
  return (__m256i) __builtin_ia32_vgf2p8affineinvqb_v32qi_mask ((__v32qi) __C,
								(__v32qi) __D,
							 	 __E,
								(__v32qi)__A,
								 __B);
}

extern __inline __m256i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm256_maskz_gf2p8affineinv_epi64_epi8 (__mmask32 __A, __m256i __B,
					__m256i __C, const int __D)
{
  return (__m256i) __builtin_ia32_vgf2p8affineinvqb_v32qi_mask ((__v32qi) __B,
				      (__v32qi) __C, __D,
				      (__v32qi) _mm256_setzero_si256 (), __A);
}

extern __inline __m256i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm256_mask_gf2p8affine_epi64_epi8 (__m256i __A, __mmask32 __B, __m256i __C,
				    __m256i __D, const int __E)
{
  return (__m256i) __builtin_ia32_vgf2p8affineqb_v32qi_mask ((__v32qi) __C,
							     (__v32qi) __D,
							      __E,
							     (__v32qi)__A,
							      __B);
}

extern __inline __m256i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm256_maskz_gf2p8affine_epi64_epi8 (__mmask32 __A, __m256i __B,
				     __m256i __C, const int __D)
{
  return (__m256i) __builtin_ia32_vgf2p8affineqb_v32qi_mask ((__v32qi) __B,
		(__v32qi) __C, __D, (__v32qi)_mm256_setzero_si256 (), __A);
}
#else
#define _mm256_mask_gf2p8affineinv_epi64_epi8(A, B, C, D, E)		\
  ((__m256i) __builtin_ia32_vgf2p8affineinvqb_v32qi_mask(		\
	(__v32qi)(__m256i)(C), (__v32qi)(__m256i)(D), (int)(E),		\
	(__v32qi)(__m256i)(A), (__mmask32)(B)))
#define _mm256_maskz_gf2p8affineinv_epi64_epi8(A, B, C, D)		\
  ((__m256i) __builtin_ia32_vgf2p8affineinvqb_v32qi_mask(		\
	(__v32qi)(__m256i)(B), (__v32qi)(__m256i)(C), (int)(D),		\
	(__v32qi)(__m256i) _mm256_setzero_si256 (), (__mmask32)(A)))
#define _mm256_mask_gf2p8affine_epi64_epi8(A, B, C, D, E) 		    \
  ((__m256i) __builtin_ia32_vgf2p8affineqb_v32qi_mask((__v32qi)(__m256i)(C),\
	(__v32qi)(__m256i)(D), (int)(E), (__v32qi)(__m256i)(A), (__mmask32)(B)))
#define _mm256_maskz_gf2p8affine_epi64_epi8(A, B, C, D)			    \
  ((__m256i) __builtin_ia32_vgf2p8affineqb_v32qi_mask((__v32qi)(__m256i)(B),\
	 (__v32qi)(__m256i)(C), (int)(D),				    \
	 (__v32qi)(__m256i) _mm256_setzero_si256 (), (__mmask32)(A)))
#endif

#ifdef __DISABLE_GFNIAVX512VLBW__
#undef __DISABLE_GFNIAVX512VLBW__
#pragma GCC pop_options
#endif /* __GFNIAVX512VLBW__ */

#if !defined(__GFNI__) || !defined(__AVX512F__) || !defined(__AVX512BW__)
#pragma GCC push_options
#pragma GCC target("gfni,avx512f,avx512bw")
#define __DISABLE_GFNIAVX512FBW__
#endif /* __GFNIAVX512FBW__ */

extern __inline __m512i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm512_mask_gf2p8mul_epi8 (__m512i __A, __mmask64 __B, __m512i __C,
			   __m512i __D)
{
  return (__m512i) __builtin_ia32_vgf2p8mulb_v64qi_mask ((__v64qi) __C,
					(__v64qi) __D, (__v64qi)__A, __B);
}

extern __inline __m512i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm512_maskz_gf2p8mul_epi8 (__mmask64 __A, __m512i __B, __m512i __C)
{
  return (__m512i) __builtin_ia32_vgf2p8mulb_v64qi_mask ((__v64qi) __B,
			(__v64qi) __C, (__v64qi) _mm512_setzero_si512 (), __A);
}
extern __inline __m512i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm512_gf2p8mul_epi8 (__m512i __A, __m512i __B)
{
  return (__m512i) __builtin_ia32_vgf2p8mulb_v64qi ((__v64qi) __A,
						    (__v64qi) __B);
}

#ifdef __OPTIMIZE__
extern __inline __m512i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm512_mask_gf2p8affineinv_epi64_epi8 (__m512i __A, __mmask64 __B, __m512i __C,
				       __m512i __D, const int __E)
{
  return (__m512i) __builtin_ia32_vgf2p8affineinvqb_v64qi_mask ((__v64qi) __C,
								(__v64qi) __D,
								 __E,
								(__v64qi)__A,
								 __B);
}

extern __inline __m512i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm512_maskz_gf2p8affineinv_epi64_epi8 (__mmask64 __A, __m512i __B,
					__m512i __C, const int __D)
{
  return (__m512i) __builtin_ia32_vgf2p8affineinvqb_v64qi_mask ((__v64qi) __B,
				(__v64qi) __C, __D,
				(__v64qi) _mm512_setzero_si512 (), __A);
}

extern __inline __m512i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm512_gf2p8affineinv_epi64_epi8 (__m512i __A, __m512i __B, const int __C)
{
  return (__m512i) __builtin_ia32_vgf2p8affineinvqb_v64qi ((__v64qi) __A,
							   (__v64qi) __B, __C);
}

extern __inline __m512i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm512_mask_gf2p8affine_epi64_epi8 (__m512i __A, __mmask64 __B, __m512i __C,
				    __m512i __D, const int __E)
{
  return (__m512i) __builtin_ia32_vgf2p8affineqb_v64qi_mask ((__v64qi) __C,
					(__v64qi) __D, __E, (__v64qi)__A, __B);
}

extern __inline __m512i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm512_maskz_gf2p8affine_epi64_epi8 (__mmask64 __A, __m512i __B, __m512i __C,
				     const int __D)
{
  return (__m512i) __builtin_ia32_vgf2p8affineqb_v64qi_mask ((__v64qi) __B,
		  (__v64qi) __C, __D, (__v64qi) _mm512_setzero_si512 (), __A);
}
extern __inline __m512i
__attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm512_gf2p8affine_epi64_epi8 (__m512i __A, __m512i __B, const int __C)
{
  return (__m512i) __builtin_ia32_vgf2p8affineqb_v64qi ((__v64qi) __A,
							(__v64qi) __B, __C);
}
#else
#define _mm512_mask_gf2p8affineinv_epi64_epi8(A, B, C, D, E) 		\
  ((__m512i) __builtin_ia32_vgf2p8affineinvqb_v64qi_mask(		\
	(__v64qi)(__m512i)(C), (__v64qi)(__m512i)(D), (int)(E),		\
	(__v64qi)(__m512i)(A), (__mmask64)(B)))
#define _mm512_maskz_gf2p8affineinv_epi64_epi8(A, B, C, D)		\
  ((__m512i) __builtin_ia32_vgf2p8affineinvqb_v64qi_mask(		\
	(__v64qi)(__m512i)(B), (__v64qi)(__m512i)(C), (int)(D),		\
	(__v64qi)(__m512i) _mm512_setzero_si512 (), (__mmask64)(A)))
#define _mm512_gf2p8affineinv_epi64_epi8(A, B, C)			\
  ((__m512i) __builtin_ia32_vgf2p8affineinvqb_v64qi (			\
	(__v64qi)(__m512i)(A), (__v64qi)(__m512i)(B), (int)(C)))
#define _mm512_mask_gf2p8affine_epi64_epi8(A, B, C, D, E)		    \
  ((__m512i) __builtin_ia32_vgf2p8affineqb_v64qi_mask((__v64qi)(__m512i)(C),\
     (__v64qi)(__m512i)(D), (int)(E), (__v64qi)(__m512i)(A), (__mmask64)(B)))
#define _mm512_maskz_gf2p8affine_epi64_epi8(A, B, C, D)			    \
  ((__m512i) __builtin_ia32_vgf2p8affineqb_v64qi_mask((__v64qi)(__m512i)(B),\
	 (__v64qi)(__m512i)(C), (int)(D),				    \
	 (__v64qi)(__m512i) _mm512_setzero_si512 (), (__mmask64)(A)))
#define _mm512_gf2p8affine_epi64_epi8(A, B, C)				    \
  ((__m512i) __builtin_ia32_vgf2p8affineqb_v64qi ((__v64qi)(__m512i)(A),    \
	 (__v64qi)(__m512i)(B), (int)(C)))
#endif

#ifdef __DISABLE_GFNIAVX512FBW__
#undef __DISABLE_GFNIAVX512FBW__
#pragma GCC pop_options
#endif /* __GFNIAVX512FBW__ */

#endif /* _GFNIINTRIN_H_INCLUDED */